A Brief Review on the Development of HYPRE for GPUs

FASTMath4 Institute - All-Hands Meeting – Argonne National Laboratory

June 11

Ruipeng Li

Lawrence Livermore
National Laboratory

GPU support in HYPRE

- GPU support has been available in recent releases of HYPRE
  - enabled by various approaches including CUDA, OpenMP 4.5, RAJA, Kokkos
- Structured multigrid solvers: SMG, PFMG
  - Structured data types: grid, box, stencil, struct matrix and vector...
  - Computations are performed in BoxLoops
  - Completely ported to GPUs, MG setup and solve, in GPU device memory
- Unstructured algebraic multigrid: BoomerAMG
  - Unstructured data types: ParCSR matrices, Parvectors, ...
  - Solve phase has been ported: MATVEC, vector operations, and appropriate relaxations run on GPUs with unified memory
  - Setup phase: performed on CPUs with unified memory
  - Current focus: AMG setup phase on GPUs

Lawrence Livermore National Laboratory
LLNL-PRES-777450

CASC

NNSA
National Nuclear Security Administration

2/18

Structured interface of HYPRE

- Provides access to the structured solvers: SMG, PFMG, ...
- Struct grid is composed of **boxes**

- Struct matrix and vector sit on top of struct grid
- Struct computations are performed via **BoxLoops**

Lawrence Livermore National Laboratory
LLNL-PRES-777450

CASC

NNSA
National Nuclear Security Administration

3/18

- Example: $y := \alpha y$, y is a struct vector

```
1   hypre_ForBoxI(i, boxes) {
2       ...
3       hypre_BoxLoop1Begin(dim, loop_size, data_box, start, unit_stride,
          yi);
4       [#pragma omp parallel for private(yi)]
5       hypre_BoxLoop1For(yi) {
6           yp[yi] *= alpha;
7       }
8       hypre_BoxLoop1End(yi);
9   }
```

Different ideal memory access patterns

CPU: coarse-grained parallelism

1	1	1	1	1	1	1	1
1	1	2	2	2	2	2	2
2	2	2	2	2	3	3	3
3	3	3	3	3	3	3	3
		1	1	1	1	1	
		2	2	2	2	2	
		3	3	3	3	3	

CPU parallel BoxLoop

GPU: fine-grained parallelism

1	2	3	1	2	3	1	2
3	1	2	3	1	2	3	1
2	3	1	2	3	1	2	3
1	2	3	1	2	3	1	2
		1	2	3	1	2	
		3	1	2	3	1	
		2	3	1	2	3	

GPU parallel BoxLoop

GPU BoxLoops have the same interface as the CPU ones

- Offload the OMP parallel region to GPU: with CUDA or OpenMP 4.5

```
#define hypre_BoxLoop1Begin(ndim,loop_size,dbox1,start1,stride1,i1) {\
  /* host code: */ \
  hypre_BoxLoopDeclareInit(ndim,loop_size) \
  hypre_BoxKDeclareInit(1,start1,dbox1,stride1) \
  /* device code (CUDA): */ \
  BoxLoopforall(hypre_exec_policy,tot,HYPRE_LAMBDA(HYPRE_Int idx) {
    hypre_BoxLoopSet1(i1)
```

```
  /* device code (OMP4.5): */ \
  _Pragma(omp target teams distribute parallel for) \
  for (thread=0; thread<tot; thread++) {\
    hypre_BoxLoopSet1(i1)
```

- also available with RAJA or Kokkos

Complicated structured MG solvers can be ported seamlessly

- 3-D SMG semicoarsens in the z-direction and uses xy-plane smoothing by one V-cycle of 2-D SMG, which semicoarsens in the y-direction and uses 1-D line smoothing in the x-direction by Cyclic Reduction

- Interpolation operator is computed by performing a sequence of (simultaneous) SMG solves (of one dimension lower)

- SMG is recursively constructed and is applied in the solve phase

- SMG(3D) $\rightarrow$ SMG(2D) $\rightarrow$ CR(1D)

Lawrence Livermore National Laboratory
LLNL-PRES-777450

CASC

NNSA
National Nuclear Security Administration

7/18

Performance of SMG/PFMG on GPUs

- 3-D Poisson problem. Problem size $200^3 \times N_p$
- Running on **ray** at LLNL. IBM Power8 + 4 NVIDIA Tesla P100 (Pascal) per node. CUDA 9.2, IBM XL compilers

The solve phase of BoomerAMG has been ported to GPUs

- GPU kernels for MATVEC and vector operations have been implemented with CUDA or OpenMP 4.5
  - with the option of using cuSPARSE and cuBLAS
- Several GPU-appropriate smoothers have been implemented
  - L_1 Jacobi and polynomial smoothers
- Setup phase is much more complicated. Currently, remains on CPUs with CUDA unified memory

Performance of AMG on GPUs

- 3-D Poisson problem. Problem size $200^3 \times N_p$
- Running on **ray** at LLNL. IBM Power8 + 4 NVIDIA Tesla P100 (Pascal) per node. CUDA 9.2, IBM XL compilers

Work in progress: AMG setup on GPUs

➤ Main ingredients of classical AMG setup

- Compute SoC matrix S. Relatively easy to implement
- Compute coarsening C/F. PMIS algorithm has been implemented
- Compute interpolation P. Direct interpolation has been implemented
- Compute Galerkin product RAP. Most difficult. Two algorithms have been implemented. Computed in pairs: $Q = AP$ and $RAP = RQ$

Lawrence Livermore National Laboratory
LLNL-PRES-777450

CASC

NNSA
National Nuclear Security Administration

11/18

Distributed SpGEMM in ParCSR

- In parallel CSR, each process owns a slice of rows partitioned into diag and offd parts
- Decompose ParCSR A × ParCSR B into *local* CSR matrix operations: multiplication, (partial) addition, splitting, merging, and transposition for $A^\mathsf{T}B$
- Also wrote CUDA kernels other than multiplication: with **Thrust**; much simpler
- (GPU) Communications are involved for sending/receiving *external* rows, and can be overlapped with computations

Lawrence Livermore National Laboratory
LLNL-PRES-777450

CASC

NNSA
National Nuclear Security Administration

12/18

A complete hash-table based SpGEMM algorithm

➤ Compute SpGEMM in **4** steps

❶ Row NNZ estimation: to allocate "reasonable-sized" hash tables for ❷;

❷ Symbolic analysis: to compute row counts (bounds) and row pointers ic, and to allocate "adequate-sized" hash tables for ❸;

❸ Numeric multiplication: to compute the column indices and values in jc and c;

❹ Post-processing: to remove the gaps between rows computed from ❸.

Lawrence Livermore National Laboratory
LLNL-PRES-777450

CASC

NNSA
National Nuclear Security Administration

13/18

GPU ParCSR SpGEMM: 3-D 27-pt Laplacians

➤ BoomerAMG with HMIS coarsening and ext+i interpolation
➤ Compute $P^{\mathbf{T}}AP$ on the 1st level of AMG
➤ Weak scalability study. Local problem size: $\mathbf{128^3}$
➤ ray: IBM Power8 + 4 NVIDIA P100. lassen: IBM Power9 + 4 NVIDIA V100
➤ On ray 4 – 64 GPUs (left) and lassen 4 – 128 GPUs (right). y-axis: time

Lawrence Livermore National Laboratory
LLNL-PRES-777450

CASC

NNSA
National Nuclear Security Administration

14/18

HYPRE's memory model

- Three conceptual memory locations
    - `HYPRE_MEMORY_HOST`, `HYPRE_MEMORY_DEVICE`, `HYPRE_MEMORY_SHARED`
- Mapped to different physical memory in different configurations

	HYPRE_MEMORY_HOST	HYPRE_MEMORY_DEVICE	HYPRE_MEMORY_SHARED
c1	HOST	HOST	HOST
c2	HOST	CUDA DEVICE	CUDA DEVICE
c3	HOST	CUDA DEVICE	CUDA MANAGED

- c1: non-GPU configuration
- c2: `--with-cuda`, `--with-device-openmp`
- c3: c2 + `--enable-unified-memory`

- `hypre_TAlloc(HYPRE_Complex, n, HYPRE_MEMORY_DEVICE);`

Lawrence Livermore National Laboratory
LLNL-PRES-777430

CASC

NNSA
National Nuclear Security Administration

15/18

GPU-GPU communications through MPI

- Memory transfer: GPU $\rightarrow$ GPU $\rightarrow$ CPU $\xrightarrow{\textbf{MPI}}$ CPU $\rightarrow$ GPU $\rightarrow$ GPU
- GPU aware MPI can help reduce GPU - CPU communication cost
- Communication volume in 3-D is much higher than that in 2-D

Lawrence Livermore National Laboratory
LLNL-PRES-777450

CASC

NNSA
National Nuclear Security Administration

16/18

Conclusion

- The structured and unstructured algebraic multigrid solvers of HYPRE have been enabled on GPUs by different approaches
- Structured MG solvers have both the setup and solve phases on GPUs, whereas the setup phase of AMG remains on CPUs
- AMG setup on GPUs is work in progress. Major components have been implemented
- HYPRE's abstract memory model enables execution on heterogeneous platforms

Lawrence Livermore National Laboratory
LLNL-PRES-777430

CASC

NNSA
National Nuclear Security Administration

17/18

CASC

Center for Applied Scientific Computing

THANK YOU!

Questions & Comments

`li50@llnl.gov`

Lawrence Livermore National Laboratory